Accelerated warmup for sampled microarchitecture simulation
نویسندگان
چکیده
منابع مشابه
Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simulation
Copyright c 2003 IEEE. Published in the Proceedings of the 2003 International Symposium on Performance Analysis of Systems and Software (ISPASS), March 2003, Austin, Texas. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists...
متن کاملMemory Reference Reuse Latency: Accelerated Sampled Microarchitecture Simulation
This paper explores techniques for speeding up sampled microprocessor simulations by exploiting the observation that of the memory references that precede a sample, references that occur nearest to the sample are more likely to be germane during the sample itself. This means that accurately warming up simulated cache and branch predictor state only requires that a subset of the memory reference...
متن کاملBranch History Matching: Branch Predictor Warmup for Sampled Simulation
Computer architects and designers rely heavily on simulation. The downside of simulation is that it is very time-consuming — simulating an industry-standard benchmark on today’s fastest machines and simulators takes several weeks. A practical solution to the simulation problem is sampling. Sampled simulation selects a number of sampling units out of a complete program execution and only simulat...
متن کاملBLRL: Accurate and Efficient Warmup for Sampled Processor Simulation
Current computer architecture research relies heavily on architectural simulation to obtain insight into the cycle-level behavior of modern microarchitectures. Unfortunately, such architectural simulations are extremely time-consuming. Sampling is an often-used technique to reduce the total simulation time. This is achieved by selecting a limited number of samples from a complete benchmark exec...
متن کاملAccurate and Efficient Cache Warmup for Sampled Processor Simulation Through NSL-BLRL
Architectural simulation is extremely time-consuming given the huge number of instructions that need to be simulated for contemporary benchmarks. Sampled simulation that selects a number of samples from the complete benchmark execution yields substantial speedups. However, there is one major issue that needs to be dealt with in order to minimize non-sampling bias, namely the hardware state at t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM Transactions on Architecture and Code Optimization
سال: 2005
ISSN: 1544-3566,1544-3973
DOI: 10.1145/1061267.1061272